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Abstract - This paper presents a self-calibration circuit for a neu-
ral spike recording channel. The proposed design tunes the
bandwidth of the signal acquisition Band-Pass Filter (BPF),
which suffers from process variations corners. It also performs
the adjustment of the Programmable Gain Amplifier (PGA) gain
to maximize the input voltage range of the analog-to-digital con-
version. The circuit, which consists on a frequency-controlled
signal generator and a digital processor, operates in foreground,
is completely autonomous and integrable in an estimated area of
0.026mm2, with a power consumption around 450nW. The cali-
bration procedure takes less than 250ms to select the configura-
tion whose performance is closest to the required one.
 I. INTRODUCTION
Implantable neural sensors provide relevant information
for neuroscientists to understand brain´s operation and are
hence key tools for the prevention and treatment of neural dis-
eases. The combination of these sensors with wireless tech-
nologies has enabled the development of efficient Brain
Machine Interfaces (BMI) for both animals and humans and
has paved the way for the treatment of neural diseases like ep-
ilepsy and the like. These interfaces consist of MultiElectrode
Arrays (MEAs) implanted in the cortex, together with low-
power mixed-signal and RF circuits for signal digitalization
and wireless transmission [1-8].
Because these interfaces deal with extremely weak signals,
careful filtering and amplification are needed for correct oper-
ation [9]. Actually, programmability of both the amplifier
gain and the bandpass filter poles is required to achieve cor-
rect adaptation of the front-end response to the input stimuli.
The rationale for gain programmability is that the amplitude
of the signal depends on the position of the electrode with re-
spect to the sensed neuron. Regarding filter programmability,
it is needed to compensate for electrical process parameters
deviations  intrinsic to any IC implementation [10]. Different
works have confronted these issues by incorporating program-
mability at circuit level [4-8]. However, programming is made
in most cases in open loop and, to the best of our knowledge,
there is no integrated solution yet addressing self-calibration
for this sort of interfaces.
In this work we present a calibration mechanism for the
neural sensor channel previously presented in [11]; this neural
channel has proven in silicon through a 130nm CMOS chip 
not yet published. The system first calibrates the bandpass fil-
ter to set its bandwidth at 200Hz-7kHz and then calibrates the
Programmable Gain Amplifier (PGA) gain to maximize the
voltage amplitude at the input of the Analogue-to-Digital
Converter (ADC). Both calibrations are completed as fore-
ground process. The calibration circuitry is completely auton-
omous and can be embedded together with the rest of the
neural sensor interface circuitry within the available neural
channel area defined by the electrode pitch. The combination
of these two components hence results into a self-calibrated
neural recording channel.
The calibration algorithm and the associated circuitry are
described in Section II. Section III shows the simulation re-
sults to illustrate the performance of the proposed circuit. Sec-
tion IV ends with the conclusions of the work.
 II. CALIBRATION OF THE CHANNEL
Fig.1 shows the architecture of the proposed neural spike
channel. It consists of a Band-Pass Low-Noise Amplifier (BP-
LNA), which conditions the signal from the electrode,
followed by a PGA and an ADC [11].
Since each channel is affected by different process
variations parameters and owing to the fact that the sensed
neural signal levels depend on the position of the electrodes
with respect to the neurons, the calibration process has to be
carried-out separately for each channel.
The calibration process is split in three steps, according the
flow diagram shown in Fig.2. First, the input of the system is
connected to a frequency-controlled signal generator to
calibrate the low-pass and high-pass frequencies of the BP-
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LNA. After that, the input of the system is switched to the
electrode and the PGA is calibrated to maximize the dynamic
range of the ADC. Once the system is calibrated, it is
configured to detect and transmit the information about the
spikes positions and features. To that purpose an algorithm to
determine the neural spike threshold voltage is ran as a
background process similar to that in [12]. The BP-filter and
PGA calibrations are explained in detail in the following
subsections.
A. BP-filter calibration
As it has been stated, the BP-LNA bandwidth is subject to
changes due to process variations. To compensate for these
changes, two bit-programmability is introduced to control
both the position of the high-pass ( ) and low-pass
( ) poles. The former controls the value of the pseu-
do-resistor whereas the latter controls the value of the load ca-
pacitance [11]. 
The objective of the calibration flow is to adjust these con-
trol bits to set the BP-band from 200Hz to 7kHz. For that pur-
pose, three main circuits are involved during the BP-filter
calibration procedure (see Fig. 1): 1) a frequency-controlled
signal generator, which provides input waveforms to the
LNA; 2) a digital circuit, which controls the calibration flow
and determines the bits-configurability; and 3) a PGA and
ADC to extend to full-range and monitor the output signal
from the LNA. The PGA and the ADC were previously re-
ported in [11]. Herein, the two first circuits will be detailed. 
A.1 Frequency-controlled signal generator.
Fig. 3(a) shows the block diagram of the signal-generator.
This circuit provides pseudo-sinusoidal waveforms with very
low amplitude (around 2mV) at the frequency of the input
clock signal ( ). It consists of: 1) a charge pump, which
generates a truncated triangular waveform at the input clock
frequency; 2) a band-pass filter, which attenuates by a factor
4 and filters high-order harmonics of the output signal from
the charge pump; and 3) an attenuator, which reduces the sig-
nal amplitude to the required levels for the LNA and filters
thermal noise. Detailed schematics of these circuits are illus-
trated in Fig. 3(b), (c) and (d), respectively. Three clock fre-
quencies are used along the calibration procedure (obtained
from the division of the 800kHz system clock), which are
195.3125Hz, 1.5625kHz and 6.25kHz. Depending on the se-
lected frequency, the charge pump is reconfigured by means
of two control bits ( ) which modify the slope of the tri-
angular waveform and guarantee that the high and low values
are not reached more than a 15% of the period of the input
clock. This reduces the high order harmonics of the triangular
waveform signal. In the same way, the band-pass filter is
reconfigured to set the low pass frequency such that the high
order harmonics are attenuated. The worst-case total power
consumption of the frequency-controlled signal generator is
around 370nW and the estimated silicon area is 0.02mm2.
A.2 Digital calibration circuit.
The process flow of the BP-filter calibration is shown in
Fig.4. First, the signal generator is programmed to work at the
band-pass frequency (1.5625kHz). Setting the BP-filter to the
widest band, the PGA is calibrated to maximize the input dy-
namic range of the ADC. Once it is finished, the system stores
the maximum value of the output signal under this configura-
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tion, that is, the reference amplitude.
The next step is the calibration of the LP-frequency. The
signal generator is configured to create a 6.25-kHz signal and
the controls bits of the LP-filter are configured to set the low-
est frequency. The ADC is configured to sample the input sig-
nal at 80kHz. The calibration is performed by comparing the
maximum output value of the system for a 6.25kHz input with
the stored BP-band reference. If the drop of the first is equiv-
alent or lower than 3dB (75%), the LP-frequency is corrected
and the calibration ends. In other case, the LP-frequency is ris-
en to the next step and the comparison is performed again.
This routine is repeated until either the drop voltage is lower
than 3dB with respect to the stored BP-band amplitude refer-
ence or the LP-frequency is configured at its widest value.
The same procedure is followed to complete the calibration
of the HP-frequency. First, the frequency controlled signal
generator is configured to compose a 195.32Hz signal, that
will be used as the input of the system. The HP-pole is set to
its highest value at the beginning, and the ADC samples the
input signal at 20kHz, which is compared with the stored ref-
erence value to determine if the calibration ends (if it is high-
er), or continue with the next HP-pole position.
It is worth mentioning that the proposed procedure could
be successfully applied for an arbitrary number of calibration
bits as long as the drop voltage between the different configu-
rations was higher than the resolution of the signal at the out-
put LNA. In this design, the effective resolution (ENOB) of
the LNA output signal is around 5 bits for an output swing of
480mV. This implies that the minimum change of amplitude
which could be distinguished would be:
 (1) 
B. PGA calibration
The calibration of the PGA starts by switching the signal
from the electrode directly to the input of the calibrated BP-
LNA of the recording system. Then, the system follows a cal-
ibration flow in which the gain of the PGA is adjusted using a
successive approximation algorithm similar to that of the SAR
ADCs, in which the 3-bits are successively set starting with
the most significant one and continuing with the rest until the
least significant. 
In this case, the system sets the MSB of the PGA gain con-
trol bits to ‘1’, while the others remain to ‘0’. Then, the output
of the recording channel is analysed during a certain time in
order to detect if the signal is saturated (it exceeds the 95% of
the full-scale) or not. In the first case, the MSB is switched to
‘0’; otherwise, it is kept to ‘1’. The next iteration starts switch-
ing the next bit to ‘1’ and, hereinafter, the same analysis is per-
formed. The calibration ends repeating the explained
algorithm for the third bit.
 III. SIMULATION RESULTS
The bandwidth of the LNA presented in [11] is tuned from
200 Hz to 7 kHz by following the proposed calibration proce-
dure. Before that, the LNA has been simulated on typical con-
ditions in order to extract the bandwidth for the different
configurations. The results for the high-pass and low-pass fil-
tering are shown in Fig.5 (a) and (b), respectively,
According to these results, it can be easily inferred that the
configuration  and 
should be selected by the calibration procedure, since it pro-
vides the closest bandwidth to the required one. 
Fig. 6 shows the chronogram of the calibration procedure.
It starts by waiting around 30ms until the circuits reach their
stationary response. After that, the ADC is enabled and the
PGA calibration is carried out. A detailed view is shown in
Fig. 6(a), where the frequency-controlled signal generator
provides a pseudo-sinusoidal wave at 1.5625kHz while the
ADC samples the LNA output at 20kS/s. Since the LNA out-
put swing is around 500mVpp, a gain equal to 2
( ) is selected to not exceed the 95% of the
full-scale range. Once the PGA gain has been set, the calibra-
tion procedure stores the maximum amplitude of the ADC
output. Next, it begins the calibration of the low frequency
pole. At this point, the signal generator is reconfigured to pro-
vide an input tone at 6.25kHz and the ADC sampling rate is
increased to 80kS/s. As shown in Fig. 6(b), the procedure
starts using the configuration bits with lower bandwidth
( ) and looks for the setting whose attenua-
tion is closer to the required one (75%). Finally, the procedure
is repeated for the high frequency pole, with the signal gener-
ator providing a 195.3125Hz input tone and the ADC sam-
 Output swing
2ENOB 1–
------------------------------- 480mV
25 1–
----------------- 15.5mV= =
HPctrl<1:0> 01= LPctrl<1:0> 11=
102 103
0
0.05
0.1
0.15
0.2
0.25 Ref. amplitude=0.236mV
fi(Hz)             Logarithmic scale
M
ax
. a
m
pl
itu
de
(V
)
 
 
3dB-loss --> 0.167mV
Pole=443Hz
Pole=221Hz
Pole=52Hz
Pole=23Hz
HPctrl<1:0>=00
HPctrl<1:0>=01
HPctrl<1:0>=10
HPctrl<1:0>=11
2 4 6 8 10 12 14 16 18 20
0
0.05
0.1
0.15
0.2
0.25 Ref. amplitude=0.236mV
fi(kHz)
M
ax
. a
m
pl
itu
de
(V
)
 
 
3dB-loss --> 0.164mV
Pole=11.976kHz
Pole=9.792kHz
Pole=7.936kHz
Pole=6.618kHz
LPctrl<1:0>=00
LPctrl<1:0>=01
LPctrl<1:0>=10
LPctrl<1:0>=11
(a)
(b)
Fig. 5: LNA amplitude 
attenuation versus the input frequency for the different 
configurations in the: (a) high-pass and (b) low-pass filtering.
PGA<2:0>=001
LPctrl<1:0> 11=
466
pling at 20kS/s. A detailed view is shown in Fig. 6(c). As it
can be checked, the selected configuration is the required one
( , ).
A similar procedure has been carried out in several techno-
logical and environmental corners. In all cases, the control bits
has been successfully selected.
 IV. CONCLUSIONS
A calibration procedure to tune the bandwidth of a LNA
and the gain of a PGA for a neural spike recording channel
have been presented. The procedure only requires a frequen-
cy-controlled signal generator and digital circuitry to perform
the calibration, while the rest of the needed blocks (ADC and
biasing), are reused from the recording channel. The proposed
calibration is performed as a foreground process and takes less
than 250ms.
The estimated area and power consumption of the dedicat-
ed blocks are around 0.026mm2 and 450nW, respectively.
The procedure has successfully selected the configuration
closest to the required specifications in all considered corners.
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